-
The generated Verilog code contains a header like this:
```Verilog
// Generator : SpinalHDL v1.3.9 git head : 0f14fcc31e1099ab7fb106009a605d0d6e7be21a
// Date : 12/03/2020, 23:01:57
// C…
-
We now have a type assignment system for internal expressions (courtesy of @ruiz-m), so we should test the property that types are preserved by elaboration. There is a stub property in the type assign…
-
Greetings,
- Steps to reproduce:
- Start the app with default data
- Enter command `edit 1 p/+6534567890`
- Expected: The phone number of the 1st student to be edited
- Actual: A phone number v…
-
Goal: To be able to use the array variable and add the blob data into the variable
Blocker: We can not append the blob items and send it an email using the components in Azure logic apps
Support Tic…
-
Do you mind explaining the following functions better?
function createOwnerAddress(nameOfOwner)
function createCompanySavings(){ All contract money goes here once they are sent to owners Contracts …
-
frizb,
Would it be possible for you to post some documentation on custom attack plan creation? I am working to create a "legal" OSCP exam attack plan, but I am running into issues where the custom …
-
Contents of test file `InoutConnect.sv`:
```verilog
module InoutConnect(
.X1(internal),
.X2(internal)
);
parameter width = 1;
…
-
```
Description From Bob Marinier 2004-06-17 12:31:17 (-) [reply]
Consider these rules:
sp {propose
(state ^superstate nil)
-->
( ^operator +)
}
sp {elaborate*operator
(state ^operator )…
-
Few major issues that I would like clarification on so I can help provide feedback and use this as well
* TPDK is not a well known acronym (please, try googling). Please expand acronym and/or link t…
-
Steps to reproduce:
1. Input "edit 1 l/11"
Result:
Error given that at least one fiel…