-
Hi,
I need to profile the microarchitecture for some HPC applications. I aim to profile microarchitectural events such as cache hit/miss rate. Based on my understanding, I should use the AMD uProf …
-
Modern X86_64 CPUs have additional instruction sets to optimize certain operations. SIMD extensions like SSE4, AVX2, or AVX512 might speed up NumPy, SciPy, and PyTorch. CPU architecture since Intel Ne…
tiran updated
7 months ago
-
Hello dear author,
It's my great honor to write a letter to you, I'm reading two articles[1][2] about mem_read instructions of instruction mix in MICA, I want to know the detailed mem_read inst…
-
### Steps to reproduce
This issue might be related to issue https://github.com/spack/spack/issues/20491, but is not quite the same.
If I setup a completely fresh spack 0.19.1 (latest version) inst…
-
### Summary
Spack injects microarchitecture dependent `-mcpu` or `-march` compiler flag as set in `lib/spack/external/archspec/json/cpu/microarchitectures.json`. For some packages build scripts also …
-
If we want to make a TMA tool on one ARM chipset, we need a TMA metrics table like following:
https://download.01.org/perfmon/TMA_Metrics.xlsx
In Linux perf tool, some chipset vendor has given th…
-
## cluster-trace-microarchitecture-v2022
I need dataset for a research. But it doesn't me allow to download.
-
related to #61, as I already spotted some instances of compressible but `.w` instructions used in some inputs, "for no reason".
Certain microarchitectures may suffer performance degradation due to …
-
Related to #29592.
Ping @vchuravy.
This request sprung out of some Spack users attempting to map Spack's targets to `JUILA_CPU_TARGET` and `MARCH` See [`julia/package.py`](https://github.com/spack…
-
Hi,
which CPU microarchitectures are supported by the Docker image of anchore engine besides amd64? Is aarch64 also supported for running this whole thing on a raspberry pi?
L0g4n updated
4 years ago