Closed wesch closed 3 months ago
Hallo Wolfgang,
Die Instruktionen haben ein „seg“ field.
LD [.M] r, ofs(b).
LDPA r, a(b)
LDR r, ofs(b)
PRB [.] r, operand
STw [.M] operand, r
STC operand r
Im Document:
-> the „seg“ field ( Bits 12, 13 ) selects the segment register. A value of zero selects implicit among SR4 to SR7, a value of 1 to 3 selects SR1 to SR3.
LDO r, operand
-> the is no segment in the LDO instruction.
Viele Grüsse, Helmut
Am 03.06.2024 um 17:54 schrieb WolfgangE @.***>:
at following instructions the mnemonic in document does not match instruction format where is segment register?
LD [.M] r, ofs(b) LDO r, operand LDPA r, a(b) LDR r, ofs(b) PRB [.] r, operand STw [.M] operand, r STC operand r
— Reply to this email directly, view it on GitHub https://github.com/HFF-Git/VCPU-32/issues/11, or unsubscribe https://github.com/notifications/unsubscribe-auth/AP7SZJA5EOMBYNZRXISCYVLZFSGUTAVCNFSM6AAAAABIWZLPKGVHI2DSMVQWIX3LMV43ASLTON2WKOZSGMZTCNJRGMZDKMA. You are receiving this because you are subscribed to this thread.
Ja, aber wo ist das seg-Feld im mnemonic benannt?Am 03.06.2024 um 18:21 schrieb Helmut Fieres @.***>: Hallo Wolfgang,
Die Instruktionen haben ein „seg“ field.
LD [.M] r, ofs(b).
LDPA r, a(b)
LDR r, ofs(b)
PRB [.] r, operand
STw [.M] operand, r
STC operand r
Im Document:
-> the „seg“ field ( Bits 12, 13 ) selects the segment register. A value of zero selects implicit among SR4 to SR7, a value of 1 to 3 selects SR1 to SR3.
LDO r, operand
-> the is no segment in the LDO instruction.
Viele Grüsse, Helmut
Am 03.06.2024 um 17:54 schrieb WolfgangE @.***>:
at following instructions the mnemonic in document does not match instruction format
where is segment register?
LD [.M] r, ofs(b)
LDO r, operand
LDPA r, a(b)
LDR r, ofs(b)
PRB [.] r, operand
STw [.M] operand, r
STC operand r
—
Reply to this email directly, view it on GitHub https://github.com/HFF-Git/VCPU-32/issues/11, or unsubscribe https://github.com/notifications/unsubscribe-auth/AP7SZJA5EOMBYNZRXISCYVLZFSGUTAVCNFSM6AAAAABIWZLPKGVHI2DSMVQWIX3LMV43ASLTON2WKOZSGMZTCNJRGMZDKMA.
You are receiving this because you are subscribed to this thread.
—Reply to this email directly, view it on GitHub, or unsubscribe.You are receiving this because you authored the thread.Message ID: @.***>
Das gehört in die Klammer, wenn SR1 bis SR3 gewünscht wird…. Ich addiere es …
Am 03.06.2024 um 19:03 schrieb WolfgangE @.***>:
Ja, aber wo ist das seg-Feld im mnemonic benannt?Am 03.06.2024 um 18:21 schrieb Helmut Fieres @.***>: Hallo Wolfgang,
Die Instruktionen haben ein „seg“ field.
LD [.M] r, ofs(b).
LDPA r, a(b)
LDR r, ofs(b)
PRB [.] r, operand
STw [.M] operand, r
STC operand r
Im Document:
-> the „seg“ field ( Bits 12, 13 ) selects the segment register. A value of zero selects implicit among SR4 to SR7, a value of 1 to 3 selects SR1 to SR3.
LDO r, operand
-> the is no segment in the LDO instruction.
Viele Grüsse, Helmut
Am 03.06.2024 um 17:54 schrieb WolfgangE @.***>:
at following instructions the mnemonic in document does not match instruction format
where is segment register?
LD [.M] r, ofs(b)
LDO r, operand
LDPA r, a(b)
LDR r, ofs(b)
PRB [.] r, operand
STw [.M] operand, r
STC operand r
—
Reply to this email directly, view it on GitHub https://github.com/HFF-Git/VCPU-32/issues/11, or unsubscribe https://github.com/notifications/unsubscribe-auth/AP7SZJA5EOMBYNZRXISCYVLZFSGUTAVCNFSM6AAAAABIWZLPKGVHI2DSMVQWIX3LMV43ASLTON2WKOZSGMZTCNJRGMZDKMA.
You are receiving this because you are subscribed to this thread.
—Reply to this email directly, view it on GitHub, or unsubscribe.You are receiving this because you authored the thread.Message ID: @.***> — Reply to this email directly, view it on GitHub https://github.com/HFF-Git/VCPU-32/issues/11#issuecomment-2145712716, or unsubscribe https://github.com/notifications/unsubscribe-auth/AP7SZJA3X7HZZ445MTM762DZFSOXHAVCNFSM6AAAAABIWZLPKGVHI2DSMVQWIX3LMV43OSLTON2WKQ3PNVWWK3TUHMZDCNBVG4YTENZRGY. You are receiving this because you commented.
Added clarification to document.
at following instructions the mnemonic in document does not match instruction format
where is segment register?
LD [.M] r, ofs(b)] r, operand
STw [.M] operand, r
STC operand r
LDO r, operand
LDPA r, a(b)
LDR r, ofs(b)
PRB [.