issues
search
ThePerfectComputer
/
FastWaveBackend
A Rust VCD parser intended to be the backend of a Waveform Viewer(built using egui) that supports dynamically loaded rust plugins.
GNU General Public License v3.0
42
stars
5
forks
source link
issues
Newest
Newest
Most commented
Recently updated
Oldest
Least commented
Least recently updated
I am having compilation issues for `signal`.
#39
furkanturan
opened
8 months ago
1
Initial SystemVerilog/fst2vcd support
#38
oscargus
opened
8 months ago
0
Warnings from rust nightly
#37
oscargus
opened
8 months ago
0
Don't throw away the right hand time of changes
#36
TheZoq2
closed
9 months ago
0
Add workaround for files produced by verilator which have annonymous scopes
#35
TheZoq2
closed
9 months ago
0
Error when reading VCDs with systemverilog keywords
#34
andreasWallner
opened
11 months ago
0
Bump dependencies
#33
oscargus
closed
11 months ago
0
Increase maximum bit width
#32
oscargus
closed
11 months ago
0
Increase maximum signal width
#31
oscargus
closed
11 months ago
0
sigrok-generated VCD parsing issue
#30
oscargus
opened
11 months ago
0
Add support for parsing real values (to a String)
#29
oscargus
closed
11 months ago
0
Revert "Add support for real values"
#28
TheZoq2
closed
11 months ago
0
Add support for real values
#27
oscargus
closed
11 months ago
0
Add signal type query
#26
oscargus
closed
11 months ago
0
Add all signal types in standard
#25
oscargus
closed
11 months ago
0
Add Clone, Eq, PartialEq to Timescale
#24
oscargus
closed
11 months ago
0
Create detailed test suite (checking the results)
#23
oscargus
opened
11 months ago
0
Support for real-valued signals
#22
oscargus
closed
11 months ago
0
Add support for fork scopes
#21
oscargus
closed
11 months ago
2
Separate name from width
#20
TheZoq2
closed
11 months ago
1
Remove identifier from bit string and guarantee lower case
#19
oscargus
closed
11 months ago
11
Cleanup
#18
oscargus
closed
1 year ago
0
Run tests in CI
#17
TheZoq2
opened
1 year ago
0
Crates.io release and semver
#16
TheZoq2
opened
1 year ago
0
Add support for VHDL std_ulogic
#15
oscargus
closed
1 year ago
0
Add real_idx function to signal
#14
TheZoq2
closed
1 year ago
0
Allow comments in scope (fix typo)
#13
oscargus
closed
1 year ago
0
Keep index as part of signal name
#12
oscargus
closed
1 year ago
0
Replace deprecated method
#11
oscargus
closed
1 year ago
0
Update README with more information about surfer
#10
oscargus
closed
1 year ago
0
Arrays split into individual signals cause problems
#9
TheZoq2
opened
1 year ago
1
Expose stuff
#8
TheZoq2
closed
1 year ago
3
Add support for FST (fast signal trace) files
#7
alanvgreen
opened
1 year ago
3
Refactor signal
#6
ThePerfectComputer
closed
1 year ago
0
Signal query
#5
ThePerfectComputer
closed
2 years ago
0
Test ordered binary lookup
#4
ThePerfectComputer
closed
2 years ago
0
Backtrace
#3
ThePerfectComputer
closed
2 years ago
0
New parser
#2
ThePerfectComputer
closed
2 years ago
0
Create LICENSE
#1
ThePerfectComputer
closed
2 years ago
0