search

Xilinx / Vitis-HLS-Introductory-Examples

Other
584 stars 158 forks source link

What is the expected result of example "Dataflow/Bypassing/input_bypass" ? #8

Closed aniltirli closed 1 year ago

aniltirli commented 2 years ago

I don't see any performance degradation in terms of latency and II when compared the synthesis reports of problem and solution. What do you mean by "performance degradation" stated in ReadMe?

ramanan-radhakrishnan commented 1 year ago

Hi @aniltirli, are you comparing the synthesis reports or cosimulation reports? To observe the dataflow performance, you will need to review the cosimulation report as the synthesis report will not show the effects of the dataflow optimization.

ramanan-radhakrishnan commented 1 year ago

Marking this closed.