AXI Reset Signal - Githubissues

alexforencich / verilog-axi

Verilog AXI components for FPGA implementation

MIT License

1.52k stars 454 forks source link

Open mkokki opened 1 year ago

mkokki commented 1 year ago

Hi,

This is a nice library, but I think the reset signals should be active low as defined by the protocol.

Cheers