byuccl / spydrnet-tmr

TMR utilities for the SpyDrNet project
https://byuccl.github.io/spydrnet-tmr/
BSD 3-Clause "New" or "Revised" License
4 stars 2 forks source link

Verilog Netlist Issues #16

Closed emonlux closed 1 year ago

emonlux commented 1 year ago
jacobdbrown4 commented 1 year ago

With the most recent update to SpyDrNet, the first bullet point (the space at the end of Verilog) should no longer be an issue. But it is something to be aware of when using older versions of SpyDrNet.

The third bullet point is directly related to #20. A temporary fix has been made by making different voters for each netlist type. See here in the documentation. When one passes the voter type object to voter insertion, the netlist type can be passed as well (as an option in the voter object). For example:

XilinxTMRVoter(VERILOG)

will make sure the properties are in the format that Verilog netlists have.

XilinxTMRVoter()

will do the same thing but for EDIF netlists. The default type is EDIF so no parameter needed to be passed.

The same thing can be done for EBLIF netlists.

Note that the above is a fix, but not perfect. A better fix would be to make the way how SpyDrNet stores internal netlist properties more generic so netlist type does not matter. See #20.