chipsalliance / python-fpga-interchange

Python interface to FPGA interchange format
ISC License
41 stars 12 forks source link

fasm: xc7: add IOI tiles #115

Closed acomodi closed 3 years ago

acomodi commented 3 years ago

This adds features for:

acomodi commented 3 years ago

Yeah, in fpga-interchange-tests only basic settings for the IOIs ar tested, and a more exhaustive set to test all configs is still necessary.

And I agree that, as far as it concerns the fasm generator tests, we need to set up a testing framework in this repo as well. There is an issue opened for this in here.

The test might include some pre-generated physical and logical netlists which are converted to FASM, representing the various features enabled.