search

chipsalliance / python-fpga-interchange

Python interface to FPGA interchange format
ISC License
41 stars 12 forks source link

Macro clusters for xcup LUT-RAMs #150

Closed kboronski-ant closed 2 years ago

kboronski-ant commented 2 years ago

Add macro expansions for LUT-RAMs.

kboronski-ant commented 2 years ago

@acomodi there are no D variants of 256 or 512 RAMs on US+ if that's what you are talking about. Anything lower seems to already work fine.

acomodi commented 2 years ago

Anything lower seems to already work fine.

The fact is that we may be lucky and the placer legally places the lower-width DRAMs correctly, but without the information from the macro clusters, we might just hit a situation where the placer is not able to legally place the specific DRAM. I think that for correctness and consistency, also the lower-width DRAMs need to be added as well

kboronski-ant commented 2 years ago

@acomodi you are right, we should add expansions for all RAM* macros.