chipsalliance / riscv-dv

Random instruction generator for RISC-V processor verification
Apache License 2.0
1.03k stars 330 forks source link

[page table] There is a error in page table ! #926

Open EdisonChenxiansheng opened 1 year ago

EdisonChenxiansheng commented 1 year ago

if test U/S mode ,you must use page table; But in original riscv-dv code , it has a error.

riscv-dv/src/riscv_page_table_list.sv in virtual function create_valid_pte(), line 185, valid_link_pte is just valid_leaf_pte clone, valid_link_pte.a = 1 and valid_link_pte.d = 1 ; in riscv doc, valid link pte must u = 0, a = 0, d = 0;