Hardware Description Language (Verilog, VHDL, Chisel, nMigen, etc) with open tools (Yosys, Verilator, OpenROAD, etc) rules for Bazel (https://bazel.build)
Apache License 2.0
120
stars
45
forks
source link
Add support for default input-driver & output-load cells to ASAP7 cell libraries too #332
Enables better synthesis handling, especially in high-fanout contexts