search

jeanthom / gram

DDR3 controller for nMigen (WIP)
Other
14 stars 1 forks source link

DQSBUFM's pause/readclksel sequence is wrong #51

Closed jeanthom closed 4 years ago

jeanthom commented 4 years ago

As stated in TN1265:

Pause should be asserted prior to changing readclksel, DYNDEL<> or DLL code update.