How to mark systemVerilog file as library file

olofk / fusesoc

Package manager and build abstraction tool for FPGA/ASIC development

BSD 2-Clause "Simplified" License

1.21k stars 246 forks source link

How to mark systemVerilog file as library file #703

Open desorya opened 2 months ago

desorya commented 2 months ago

Hi there,

I wonder how to mark .sv files as library file in .core for VCS, which is as same as -v path/to/file in .f files list, and the VCS will show below format in the log:

Parsing library directory file: `PATH/TO/FILE`

I tried the logical_name: library but VCS still treat them as design file. Is there any way to specify?

Thank you!