issues
search
openhwgroup
/
corev-llvm-project
Other
12
stars
18
forks
source link
issues
Newest
Newest
Most commented
Recently updated
Oldest
Least commented
Least recently updated
[RISCV] CodeGen Support for XCVsimd Intrinsics
#106
realqhc
opened
6 months ago
0
[RISCV] Codegen Support for bitmanip
#105
realqhc
opened
6 months ago
0
Use target independent builtins
#104
adeel10x
closed
10 months ago
0
Tagging the remaining patches
#103
PaoloS02
closed
8 months ago
0
[RISCV][CV-MAC] Add value range check for const arg of mac builtins.
#102
PaoloS02
closed
11 months ago
0
SIMD clang builtin fixes
#101
PaoloS02
closed
11 months ago
0
[RISCV][CV-SIMD] Fix the immediate type in the shuffle pseudo expansion.
#100
PaoloS02
closed
11 months ago
2
C API header xcvsimd and type fixes
#99
PaoloS02
closed
10 months ago
0
C API header xcvmac
#98
PaoloS02
closed
11 months ago
0
C API header xcvbitmanip and type fixes
#97
PaoloS02
closed
11 months ago
0
C API header xcvelw
#96
PaoloS02
closed
11 months ago
0
C API header xcvalu
#95
PaoloS02
closed
11 months ago
0
Xcvmem incompatibilities with the GCC tests
#94
PaoloS02
opened
11 months ago
0
[RISCV][Clang] Added code to generate clang error if immediate operan…
#93
adeel10x
closed
11 months ago
11
[RISCV][Clang] Implement XcvElw Clang Builtins
#92
realqhc
closed
11 months ago
0
Fixed Instruction Selection Patterns for CoreV SIMD Insert and SIMD E…
#91
adeel10x
closed
11 months ago
8
[RISCV] Clarify LW and SW size in Xcvmem
#90
realqhc
closed
11 months ago
0
[RISCV] add missing xcvmem in RISCVISAInfo
#89
realqhc
closed
11 months ago
3
Add CORE-V headers
#88
PaoloS02
closed
10 months ago
2
Fixed signedness of simd shuffle and simd avgu
#87
adeel10x
closed
11 months ago
5
CORE-V Hardware Loop Codegen Issues
#86
PhilippvK
opened
1 year ago
4
[RISCV] Backport patch D153721
#85
PaoloS02
closed
1 year ago
0
[RISCV][Clang] Implement Xcvmac clang builtins
#84
realqhc
closed
1 year ago
1
Test for rebased "fix xcvbi" PR
#83
PaoloS02
closed
1 year ago
0
[RISCV] Update format of xcvmem instructions
#82
melonedo
closed
1 year ago
0
[RISCV] Update naming of cv.slet
#81
realqhc
closed
1 year ago
1
[RISCV] Backport patch D153721
#80
melonedo
closed
1 year ago
4
[CI] Fix the error on macOS
#79
realqhc
closed
1 year ago
1
[RISCV] Add CORE-V headers
#78
melonedo
closed
10 months ago
3
[RISCV] Fix XcvAlu assembler casing
#77
realqhc
closed
1 year ago
1
How to check COREV_CLUSTER for Event Load Instruction
#76
ChunyuLiao
closed
1 year ago
1
Alu builtins
#75
realqhc
closed
1 year ago
2
CORE-V C API Specification
#74
simonpcook
closed
10 months ago
3
Update naming for xcvmem instructions
#73
ChunyuLiao
closed
1 year ago
1
Naming of cv.slet
#72
MaryBennett
closed
1 year ago
1
Update naming for xcvmem instructions
#71
MaryBennett
closed
1 year ago
1
[RISCV] Implement XCValu Intrinsics
#70
realqhc
closed
1 year ago
2
What is the version of XCV extensions implemented here?
#69
realqhc
closed
1 year ago
2
Reverse the order of is2 and is3
#68
melonedo
closed
1 year ago
1
Immediate Branching related compiler crash
#67
PhilippvK
closed
1 year ago
4
Subtarget for the CV32E40P and respective tests
#66
Cecil-W
closed
1 year ago
5
upstream
#65
ChunyuLiao
opened
1 year ago
2
[RISCV] Fix xcvbi bugs
#64
PhilippvK
closed
1 year ago
10
Fix xcvmem heuristic
#63
PhilippvK
closed
1 year ago
3
[RISCV] Update Xcvmac Pseudo Instructions
#62
realqhc
closed
1 year ago
0
cv-simd-shufflei1-sci-b-compile-1.c
#61
NandniJamnadas
closed
1 year ago
1
Builtins Implementation Status compared to GCC
#60
realqhc
opened
1 year ago
7
[RISCV] Update Core-V SIMD instructions
#59
melonedo
closed
1 year ago
1
[RISCV][CodeGen] Implement XcvMac Intrinsics
#58
realqhc
closed
1 year ago
0
[RISCV] Implement XcvElw Intrinsics
#57
realqhc
closed
1 year ago
6
Next