riscvarchive riscv-qemu issues

riscvarchive / riscv-qemu

QEMU with RISC-V (RV64G, RV32G) Emulation Support

383 stars 154 forks source link

issues

Newest

Newest Most commented Recently updated Oldest Least commented Least recently updated

frambuffer

#194 LoveZJT closed 5 years ago
0
How can I found VIDEO BIOS Extensions information in riscv-qemu

#193 LoveZJT closed 5 years ago
1
How to trap in external interrupt while there is a keystroke

#192 LoveZJT closed 5 years ago
0
interrupt

#191 LoveZJT closed 5 years ago
0
Can't generate timer interrupt

#190 LoveZJT closed 5 years ago
2
errno=Connection refused; Firewall blocks git://

#189 gojimmypi closed 5 years ago
2
Question about the pointer to framebuffer

#188 LoveZJT closed 5 years ago
5
hw/riscv/sifive_clint.c: avoid integer overflow in timecmp

#187 Fabien-Chouteau closed 5 years ago
4
can't execute rdtime instruction

#186 LoveZJT closed 5 years ago
1
PMP fail on boundary addresses because of size=0

#185 dayeol opened 5 years ago
0
The address matching based on PMP entry priority is ignored

#184 dayeol opened 5 years ago
0
fix counter-enable checks in ctr()

#183 xiw closed 5 years ago
2
Gdb support v2

#182 jim-wilson closed 5 years ago
3
qemu-system-riscv32 doesn't run BBL/Linux

#181 mickflemm opened 5 years ago
0
Truncated register 16 in remote 'g' packet

#180 lbmeng opened 5 years ago
12
Some instructions' disassembly codes are not displayed correctly

#179 lbmeng closed 5 years ago
7
gdb stub disassembler does not disassemble compressed instructions

#178 lbmeng closed 5 years ago
8
the issue: qemu-system-riscv64: -nographic: unsupported machine type

#177 eleven121 closed 5 years ago
2
Adding some changes for issue 174

#176 gauravdesale closed 5 years ago
1
Support loading binary files in addition to ELF files

#175 lukasauer opened 5 years ago
2
single float arith instructions don't produce NaN boxed output.

#174 jim-wilson opened 5 years ago
3
FreeRTOS singlestep issue

#173 arunthomas opened 5 years ago
0
riscv-qemu PMP function revise

#172 wxjstz closed 5 years ago
1
qemu-system-riscv64: -machine virt: unsupported machine type

#171 leeehui closed 5 years ago
5
si does not stop to next instruction if current instruction is csrr/csrw in remote debug

#170 lbmeng opened 5 years ago
2
riscv pmp issues (address error)

#169 wxjstz closed 5 years ago
2
riscv pmp issues (fetch)

#168 wxjstz closed 5 years ago
1
fix bug of pmpcfg_csr_read

#167 wxjstz closed 5 years ago
1
fix bug of pmpcfg_csr_read

#166 wxjstz closed 5 years ago
3
fix matching logic of pmp_hart_has_privs

#165 wxjstz closed 5 years ago
6
fix bug of pmpcfg_csr_write/pmpcfg_csr_read

#164 wxjstz closed 5 years ago
3
fix bug of pmp_hart_has_privs

#163 wxjstz closed 5 years ago
1
Fix bug to read/write pmpcfg csr

#162 wxjstz closed 5 years ago
0
Add option to dump register state on simulation exit

#161 michaeljclark opened 5 years ago
0
Add gdb xml register support.

#160 jim-wilson closed 5 years ago
6
riscv: virt machine: multiple UARTs

#159 nwf opened 5 years ago
8
qemu-user crash when mincore called with invalid pointer

#158 michaeljclark opened 5 years ago
0
SiFive CLIC (Core Level Interrupt Controller) test-beta1

#157 michaeljclark opened 5 years ago
2
Read/write of CSR registers via GDB doesn't work

#156 sebhub opened 5 years ago
1
Some fixes to support operating systems running in machine mode

#155 sebhub closed 5 years ago
4
Improve emulation of Sifive PRCI and UART Memory-Mapped Registers

#154 nategraff-sifive closed 5 years ago
1
PMP bug fixes

#153 dayeol closed 5 years ago
4
PMP NAPOT decoding bug

#152 dayeol closed 6 years ago
1
Failed to load share library from specific library path

#151 furuame closed 6 years ago
5
PMP address range & NAPOT decoding bugs

#150 dayeol closed 5 years ago
3
PMP address bugs

#149 dayeol closed 5 years ago
1
Hello-world user space not working in qemu and current gnu toolchain ?

#148 anon63github opened 6 years ago
1
`0x00000000` decodes to `mv s0, sp`

#147 palmer-dabbelt opened 6 years ago
2
User mode can access address which has a page table entry with U=0.

#146 LuChengTHU opened 6 years ago
2
RISC-V: Support separate firmware and kernel payload

#145 michaeljclark closed 6 years ago
1