rust-embedded riscv issues

rust-embedded / riscv

Low level access to RISC-V processors

789 stars 157 forks source link

issues

Newest

Newest Most commented Recently updated Oldest Least commented Least recently updated

riscv: add fallible functions

#222 rmsyn opened 2 weeks ago
14
riscv-rt-macros: update syn to v2.0

#221 agarof closed 2 weeks ago
5
mstatus: Support vector extension

#220 jasonwhite closed 1 month ago
0
riscv: add CSR-defining macros

#219 rmsyn opened 1 month ago
4
`riscv`: Add macro to define CSR register types

#218 rmsyn opened 1 month ago
5
riscv: add `mcounteren` in-memory update functions

#217 rmsyn closed 1 month ago
1
Fix semihosting::debug::exit() on riscv64 QEMU targets.

#216 kevin-vigor closed 1 month ago
0
Fix semihosting::exit() on riscv64 QEMU targets.

#215 kevin-vigor closed 1 month ago
2
fixup: riscv: fix `mstatus` test

#214 rmsyn closed 1 month ago
0
riscv: add `mcountinhibit` module

#213 rmsyn closed 1 month ago
2
`riscv`: Consider strategy for exception safe code

#212 rmsyn opened 1 month ago
8
Support "non-standard" interrupts and exceptions

#211 romancardenas opened 2 months ago
10
Align jump targets to 4 bytes

#210 hegza closed 2 months ago
1
`riscv`: All the CSR write operations should be unsafe by default

#209 jsgf opened 2 months ago
3
Tidy per-ext check-cfg flags

#208 jsgf closed 2 months ago
2
Add Mstatus helpers to allow setting fields in Mstatus

#207 jsgf closed 2 months ago
10
Implement Eq and PartialEq for Range and Permission

#206 jsgf closed 2 months ago
1
riscv: build: make `cfg` variables more robust

#205 rmsyn closed 2 months ago
5
`riscv`: register: fix target architecture conditional compilation

#204 rmsyn closed 2 months ago
12
`riscv`: register: exports macros for custom CSRs

#203 rmsyn closed 2 months ago
0
`riscv-rt`: link.x expected filename pattern

#202 roby2014 closed 2 months ago
1
Add Mstatus::from(usize)

#201 jasonwhite closed 2 months ago
0
`riscv-rt`: Support for vectored mode interrupt handling

#200 romancardenas closed 2 months ago
9
`riscv-rt`: make `abort` weak

#199 romancardenas closed 3 months ago
0
Add some utility methods to Mstatus and Mcause

#198 dreiss closed 3 months ago
2
`riscv-rt`: Duplicate symbol when linking with Newlib

#197 gmmyung closed 3 months ago
1
`riscv-rt`: Broken eh_frame relocations on QEMU

#196 dreiss opened 3 months ago
3
`riscv-peripheral`: Support Core-Local Interrupt Controller (CLIC) RISC-V Privileged Architecture Extensions

#195 hegza closed 2 months ago
6
Fix mistake in changelog

#194 Property404 closed 4 months ago
0
`riscv`: Support more fence variants

#193 jsgf opened 4 months ago
1
`riscv-rt`: Machine + Supervisor mixed executable

#192 ZhekaS opened 4 months ago
1
Fix sip::{set,clear}_ssoft

#191 Property404 closed 4 months ago
0
`riscv-rt`: `_pre_init_trap` and weak symbols

#190 romancardenas closed 4 months ago
0
`riscv-rt`: Assembly algorithm for RAM init incompatible with upcoming RVE extension (future proofing)

#189 hegza opened 4 months ago
1
`riscv-rt`: add `pre_init_trap` handler to detect errors during the boot process

#188 romancardenas closed 4 months ago
1
`riscv`: Pub macros for non-standard CSRs

#187 dreiss closed 2 months ago
1
`riscv-rt`: move all the assembly code to `asm.rs`

#186 romancardenas closed 4 months ago
0
Cargo metadata for riscv-peripheral

#185 romancardenas closed 5 months ago
0
Release new `riscv-peripheral` crate and minor patches

#184 romancardenas closed 5 months ago
0
`riscv-rt`: Fix nightly builds

#183 romancardenas closed 5 months ago
1
`riscv-rt`: nightly builds fail with `single-hart` feature: linker needs `default_mp_hook` symbol

#182 romancardenas closed 5 months ago
0
`riscv`: align assembly functions with `cortex-m` crate

#181 romancardenas opened 5 months ago
1
Make fence operations safe

#180 jsgf closed 5 months ago
2
Why are `asm::fence` and `asm::fence_i` unsafe?

#179 jsgf closed 5 months ago
1
`riscv-rt`: Support rv32e

#178 hegza closed 2 months ago
8
Publish latest riscv-rt patch on crates.io

#177 romancardenas closed 5 months ago
0
Avoid spurious errors from LLVM

#176 romancardenas closed 5 months ago
1
`riscv-rt`: LLVM raises spurious errors in release mode for instructions of ISA extensions (e.g., M or E)

#175 daniestevez opened 5 months ago
5
Release new versions

#174 romancardenas closed 6 months ago
2
Release time

#173 romancardenas closed 6 months ago
2