issues
search
someone755
/
ddr3-controller
A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs
61
stars
10
forks
source link
issues
Newest
Newest
Most commented
Recently updated
Oldest
Least commented
Least recently updated
Question for code
#4
huajianyibeijiu
closed
5 months ago
1
Unsupported frequency error generation
#3
acajic
opened
11 months ago
1
Read/write test error
#2
Tolar626
opened
1 year ago
11
ODT Support ?
#1
TheAnimatrix
closed
1 year ago
3