Closed imrishabh18 closed 2 hours ago
The latest updates on your projects. Learn more about Vercel for Git ↗︎
Name | Status | Preview | Comments | Updated (UTC) |
---|---|---|---|---|
schematic-symbols | ✅ Ready (Inspect) | Visit Preview | 💬 Add feedback | Sep 28, 2024 8:42pm |
@seveibar The last PR seems to have broken the workflow
@imrishabh18 i would take a stab at fixing it- i have a hunch it's a lockfile issue. But otherwise i think we can merge on a formatting issue and resolve in the next pr. Idk why @Abse2001 's pr would have broken it but its hard for people who arent added to the org to debug workflows 🙁
@seveibar We should be checking for new symbols added to have this reference blocks label in svg for port reference. This was getting used in
core
for the trace.Took so longggg to find why the
core
was not building traces for Capacitor, turns out to be this 😵💫