Add shift register module - Githubissues

xlsynth / bedrock-rtl

High quality and composable base RTL libraries in SystemVerilog

Apache License 2.0

11 stars 2 forks source link

Add shift register module #189

Closed obowen-openai closed 1 week ago