It's already possible to capture the 4 channels separately and the FPGA architecture should already allow capturing the 4 channels simultaneously (with 1 DMA per ADC). The current limitation is in the python driver used to configure/trigger the capture. Minor modification to the FPGA will still probably be start the captures on the two ADCs synchronously.
It's already possible to capture the 4 channels separately and the FPGA architecture should already allow capturing the 4 channels simultaneously (with 1 DMA per ADC). The current limitation is in the python driver used to configure/trigger the capture. Minor modification to the FPGA will still probably be start the captures on the two ADCs synchronously.