-
1. Cath and Angie to liaise with James to provide data to load to the NHS Digital Mauro instance for training.
2. Data Products to load the data supplied by James to the NHS Digital Mauro instance fo…
-
Hello, I am a member of a small undergraduate team that is currently working on a project to extend the documentation and support for this project. Ultimately, we hope to emulate a simulation data int…
-
Hello,
Can you please point me to the documentation that highlights the implementation and the internal workings of the remote port which is used to connect the ZynqMP Ultrascale+ MPSoC QEMU instan…
-
Following the 21/09/2022 ODM, a consensus was reached on moving forward with supporting zero-width values in the core RTL dialects.
If you are aware of any location which currently performs special…
-
### Xmake 版本
v2.9.4+20240729
### 操作系统版本和架构
Linux - NixOS
### 描述问题
当我在开发基于Verilator的FPGA工程时，添加相关的 `.sv` 文件和 `.cpp` 文件后，xmake就无法生成相应的 compile_command.json。但如果没添加相关的 `.sv` 文件，就能够正常生成。
### 期待的结果
希望…
-
Verilator supports setting the name of the generated SystemC module using the --prefix option. This leads to compile errors when the prefix is the same as the verilog module, because a member pointer …
-
### Need
We need to figure out how to introduce different types of circuits corresponding to different proving systems to our code. These circuit types are hierarchical in the sense that they can sha…
-
This is not trivial to implement for the plethora of cores already on the list, but a good suggestion.
-
The following program leads to a crash within crave. It throws a z3 exception.
Adding the constating c_valid_c2 and the introduction of a bitwise and triggers the exception.
Thanks for @hvdschoot…
-
I am trying to do step 4 under 'Writing Your Own Wrapper of Ramulator 2.0 for my own Simulator' in readme file, to send the memory requests from my simulator to Ramulator 2.0.
Inside frontend.h file…