-
In cases where I display memory with limited accessibility (e.g. register area, limited via MPU, etc.) it can be quite annoying to always get error message during scrolling for memory that could not b…
-
The so-called shared cache summarized here is actually a collection of
classes OMR consumers can use to construct their own shared caches,
with little presupposed knowledge of cache internals. *What…
mthom updated
4 years ago
-
Currently, we give the OS access to all of memory, and then blacklist regions (ex: where the sm lives).
We should reduce its default access to the smallest amount we can, likely 0x8000_0000 and hig…
-
Files generated from the kernel build system, such as `platform_gen.json` and `platform_gen.yaml` currently list the device regions used by the kernel, e.g for the ZCU102:
```yaml
devices:
- end:…
-
Dear Team lilab-bcb/cumulus,
I wanted to bring to your attention that several of the WDLs protocols you offer, such as Cellbender/remove_background, are no longer functioning properly. Specifically…
-
```
(
SELECT
t.oid AS oid,
ns.nspname AS ns,
t.typname AS name,
t.typ…
-
While working on #1069, there was some behavior which seemed suspect. Namely that `p->a = q->b` style assignments where `p` and `q` point to the same fresh blob should not cause it to escape, but rema…
-
This can be solved with an special @@ foreach iterator. the idea is to allow r2 list all the sections of all the binaries mapped in memory, like `(lldb) image dump sections` does. This will be useful …
-
The S32Z270DC2 board DeviceTree includes its chosen SRAM definition node from SoC dts `dts/arm/nxp/nxp_s32z27x_r52.dtsi`, which presents as:
```
sram0: memory@31780000 {
compatible = "mmio-…
-
Currently, frozen segments are hidden because they tend to be far in memory from other regions, which makes it too big to display in the tiles view. Whenever a region gets too big (or at least empty s…