-
#### Context
This ticket's part of a debugging effort and connected to past issues including #69 #70 #71 and #72.
While developing kernels it's common to test (also in `hw` target) incremental v…
-
I'm following the [Running the "Hello World" Example](https://github.com/Xilinx/SDAccel-AWS-F1-Developer-Labs/blob/master/modules/module_01/lab_01_helloworld.md).
Everything works until Step 5.
…
-
While initialization of globals can be done on some platforms (usually SRAM-based FPGAs like Intel Cyclone, ...) by simply using the generated image, other platforms doesn't allow this (ASIC, Flash-ba…
-
Currently, the GraalVM compiler is used to parse JVM byte code and create IR, which, after several transformations, is used to generate the final code for the targeted GPU/FPGA (and, I hope, in future…
-
With the recent additions of zstandard support to RomVault (zip, 7z, and chd), MAME (zip and chd, mamedev/mame#11827), and libchdr (chd, rtissera/libchdr#106), this is a prime time to add support to R…
-
# Required information
* Distribution: Ubuntu
* Distribution version: 24.04.1
* The output of "snap list --all lxd core20 core22 core24 snapd":
```
Name Version Rev Tracking …
-
Compare iBERT tests for the PandABrick SFP using both the Si5338 clock generator on the ST1 and the AX3 oscillator on the FMC board. Also, compare PandASync app in both cases.
Will need to programm…
-
The validation needs to support both single FPGA and multi FPGA distributions, so one way to do this is to make a switch to toggle between the modes. Areas of the code affected by this would largely b…
-
This test in tests/asm.fs appears to be testing the simulator rather than testing Tali, and it fails under py65mon:
```
\ Testing undocumented nops; all three dec.a should be skipped
: nops [ 3 lda…
-
Envrionment: Ubuntu20.04, Vitis 2020.2, platform=xilinx_zcu102_base_202020_1
Hello, I'm new to HLS deisgn and attracted by this repository. I've written a lightweight project and successfully synth…