-
### Problem 1: device tree mismatch in embeddedsw
The rfdc driver expects a device tree with most of the configuration tucked into a "param-list" entry, as can be seen [here](https://github.com/Xil…
-
Some older designs rely on 245.76MHz would it be possible to add this setting to the list of supported external clock freqs?
The 245.76MHz TICS PRO settings file for the LMX part is missing from he…
-
I have used allocate instead of xlnk. is there any different way to load the weights in memory or is it possible to load weights in HLS? did anyone solve this issue?
![image](https://user-images.gi…
-
Hello, seems like I found an issue with the x411 code. Reporting it below. Thanks.
## Issue Description ##
The clock source is set to Internal
Using set_time_next_pps doesn't seem to function.
A…
-
Hi,
I have a by default ZCU111 with ADC224 ports to read. But I want to use 226 or 227. I have bitstream files built from the previous commit in this repo. But when I check the ADC port using QickS…
-
Hi team,
I try to run MNIST inference an training with ZCU111 board. I found code from another [ZipML](https://github.com/fpgasystems/ZipML-PYNQ/) repo, my current ZCU111 board has installed qick…
-
Hi team,
I currently used qick package to control the FPGA Xilinx ZCU111. From DAC, I connected to LMH5401 back-to-back differential amplifiers and to MAX4444 evaluation kit to single output. This …
-
In NixOS 21.05, the ``hardware.deviceTree.base`` option can no longer be used. After trying to do some research, I figured out that the lines that I was using successfully:
```
hardware.deviceTre…
-
Is it possible to run vaitrace with DPU-PYNQ to generate a CSV file for Vitis AI Profiler?
I moved my functioning DPU-PYNQ code from a notebook to a python file and ran this from the command line o…
tafk7 updated
11 months ago
-
Recall #81 : In ZCU111, I currently use DAC226_T0_CH0 (P, N) DAC228_T0_CH1 (N, P) as data generator, I use ADC226_T2_CH1 (P,N) ADC226_T2_CH0 (N,P) as data receiver. The print(QickSoc()) gives me the o…