-
Use this to request the hosting of a Phase 2 lab.
Lab name: Programmable Logic Controller Lab
Broad Area: Electrical Engineering
Lab Repo URL:
Study hardware and software used in PLC - https…
-
Apply logic (side-effects) or gates (rules) on leaving states, i.e "when leaving draft":
```
(c) =>
c.changes.status.hasChanged &&
c.changes.status.originalValue === CommitmentSt…
-
The current simulation of logic gates and Boolean algebra for DDCO (Digital Design and Circuit Optimization) in our MERN project is facing a critical performance issue. The algorithm used for calculat…
-
https://github.com/user-attachments/assets/22dc319f-a471-4e21-b783-8be62962fb56
-
Latches
Gates
Cascading Flip-Flops (Bistable Multivibrators) Done
Pulse Generators (Monostable Multivibrators) Done
Smoothers
Op-Amps
Counters
Voltage-Controlled-Router (two of them, splitting …
-
**Describe the bug**
Can't reconstruct quadrant gates from a gatingTemplate
**To Reproduce**
Steps to reproduce the behavior:
1. Create a gating templat
2. Restart R, create the gatingset again…
-
### Summary
Modernize the circuit library to improve compiler quality and construction speed. The library circuits are classified in two categories:
* **Abstract blocks** Operations defined by an act…
-
In boolean templates, it seems to me that I cannot check the output at sub layers (nodes other than the root that is an output of other nodes). However, it seems important for the user to be able to a…
-
@sorewachigauyo Paul mentioned that an unroller is needed to decompose the circuit using `CNOT`, `GPI2`, `RZ`, `Z`, and `M`. To achieve this, `CNOT` should be included as a native gate.
Here are th…
-
In boolean templates, it seems to me that I cannot check the output at sub layers (nodes other than the root that is an output of other nodes). However, it seems important for the user to be able to a…