-
Exported gebers using KiCad with turning (Soldermask subtract from silkscreen) on created some cross artifacts on the silkscreen gerber when viewed using gerbv.
Viewing with both KiCad gerber viewe…
-
The rendering of version 3 has USBVSS on the silkscreen. It looks like it was removed from the top silkscreen, but not the bottom.
![screen shot 2015-05-02 at 20 35 39](https://cloud.githubusercontent…
-
Hi, the PSU connector is reversed wrt the eurorack standard. Pin 1 should be -12 V and pin 10 +12 V (https://division-6.com/learn/eurorack-power/ and https://doepfer.de/a100_man/a100t_e.htm).
In your…
-
- [ ] ~~C3 connection randomly dying~~
- [x] trackball FPC to VIK standard
- [x] add tht breakout for additional pins (DEV Zone)
- [x] open jumper between rp2040 pin and 4th trrs pin - use GPIO12 …
bstiq updated
2 months ago
-
White box on underside to mark batch and board number (useful for cataloguing which boards have faults)
-
Add +1V2 silkscreen for test point, and also boxes around header pins for serial comms test points
-
Add additional keybinds to tap on the silkscreen area (home, menu, calc, find, keyboard, numpad, time, and brightness).
This would just be a tap on the screen at a specific coordinate since the scr…
-
LCSC#[C2890035](https://jlcpcb.com/partdetail/OpscoOptoelectronics-SK6805EC15/C2890035)
Four lines on the silkscreen are expected, but are reflected in F.Fab. The thickness is incorrect and the ver…
-
1- place silkscreen with pin order
2- place silkscreen on the correct side
3- ensure that all connectors to all modules are on the same side
THESE ISSUES ALSO APPLY TO OTHER MODULES
-
_From [irasc...@gmail.com](https://code.google.com/u/104729248032245122687/) on March 02, 2012 07:43:18_
draw a line or a frame in silkscreen view, change the line width, also possibly the dash patte…