-
### Background and motivation
#24328 and subsequent changes have added support for CRC-32, CRC-64, XxHash32, XxHash64, and XxHash128 non-cryptographic hash algorithms to the System.IO.Hashing library…
-
```
-- ------------------------------------------------------------------------------
-- libunicode (version 0.6.0)
-- --------------------------------------------------------------------------…
-
| | |
|--------------------|----|
| Bugzilla Link | [PR50159](https://bugs.llvm.org/show_bug.cgi?id=50159) |
| Status | REOPENED |
| Importance | P relea…
-
## What problem does this solve or what need does it fill?
For very large game worlds, or for multiplayer games, it can be difficult to work within the floating point confines of f32. Giving users …
-
| | |
|--------------------|----|
| Bugzilla Link | [PR50660](https://bugs.llvm.org/show_bug.cgi?id=50660) |
| Status | NEW |
| Importance | P enhancemen…
-
| | |
|--------------------|----|
| Bugzilla Link | [PR37788](https://bugs.llvm.org/show_bug.cgi?id=37788) |
| Status | NEW |
| Importance | P normal |
|…
-
| | |
|--------------------|----|
| Bugzilla Link | [PR31917](https://bugs.llvm.org/show_bug.cgi?id=31917) |
| Status | NEW |
| Importance | P normal |
|…
-
The Apple Silicon dev kit reports the following hardware features.
```
$ sysctl-a | grep hw.optional
hw.optional.floatingpoint: 1
hw.optional.wat…
-
These are currently broken because the order of elements inside vectors is reversed on big-endian systems: the ARM ABI requires that element 0 is located at the highest address of the vector type. How…
-
At present, RMW semantics is tracked via a combination of the compiler support for VEX-encoded instructions and the NoRMWSemantics flag.
We should update this to instead be a combination of flags: …