-
您好,照着您的教程编译的时候,出现了很多这样的错误:
test_face_recognizer.cpp:(.text+0x300): undefined reference to `cv::imread(cv::String const&, int)'
test_face_recognizer.cpp:(.text+0x308): undefined reference to `cv::Str…
-
Hi,
I am trying to build CHaiDNN with SDx but I have the issue below:
ERROR: [VPL 60-704] Integration error, problem implementing dynamic region, opt_design ERROR
make: *** [test_alexnet.elf] E…
-
hi,
I copied the project image to the sd card. I connected to zedboard via uart.
./bitirme_v4.elf
Display : libopencv_calib3d.so cannot found.
--> copied the /lib file to sd card.
What sh…
-
Hello,
I have added a bunch of the PyTorch kernels [here](https://gitlab.com/pytorch-complex/vitis_kernels) for Vitis. I was able to get things working using system calls from CMake, but I would a…
-
Hello,
I am trying to compile the array_partition example with size modified to 1024x1024 matrix multiplication with Vitis 2020.1 software for Alveo U200 board. I got the following error during the c…
-
Hello,
I would like to build tiny darknet , but the prototxt file given from tiny darknet is in different format(from what Chai DNN expects). I wanted to know is there a way I can convert dark net …
-
In this https://github.com/Xilinx/Vitis_Accel_Examples/tree/master/sys_opt/slr_assign
after generating binary, I just verified binary with vitis_analyser. Both the kernels assigned in bank1.
`Expe…
-
I found a few issues while running commands using make
1)make build is not working
2)make all reports error for HOST_ARCH= aarch64
fatal error: CL/cl2.hpp: No such file or directory
#includ…
-
您好,跑了一下您提供的代码,成功了,是采用CPU+FPGA加速系统来处理算法的。那怎样仅采用CPU来做对比呢?不把那2个函数标记成硬件函数,直接编译么?
还有就是我这个上板测试抽取第1张图得到的时钟数和您提供的截图里的时钟数不一样,请问是为什么呢?用时钟数来评判哪个更快是否准确呢(因为主频不一样)?求解答,谢谢~~
这是我抽取第1张图的时钟数:
`param loop --- beg…
-
Hi guys,
I'm trying to "Build from Source" the hardware using make ...
Does anyone know why I'm getting this error message?
I'm targeting ZCU104 with this options:
**xi_conv_config.h:**
…