-
Thanks for the wonderful repo and documentation.
Is there the ability to load/store multiple 128-bit vectors with Highway for Neon targets? For example, say, load a value of `int8x16x4_t`. I believe …
-
The upcoming Intel AVX10.2 instruction set (which is described in the specification that can be found at https://www.intel.com/content/www/us/en/content-details/828965/intel-advanced-vector-extensions…
-
This repository's issues are reserved for feature requests and bug reports.
* **Type of issue**
- [ ] Bug report
- [X] Feature request
- [ ] Other enhancement
* **What is the use case f…
-
Sum Columns vertically and normalize based off of overall presence. (leave this stuff to dhrumil/thirman)
-
### Is your feature request related to a problem?
After documents are ingested by **text_embedding** processor, an array of float32 type per **knn_vector** field is stored in segments.(hnsw or ivf)
…
-
The default bit vector used in Soot is not a sparse bit vector, resulting in wasted memory. Soot shout switch to a faster bit vector such as [OpenBitSet](http://lucene.apache.org/core/old_versioned_do…
-
**Is your feature request related to a problem? Please describe.**
Performance could be better and we save energy which would make us better humans.
**Describe the solution you'd like**
Both …
-
From: https://defuse.ca/audits/encfs.htm
Initialization vectors are only 64 bits, even when using AES instead of Blowfish. This may lead to vulnerabilities when encrypting large (or lots of) files.
-
Loop bit vectors are stored starting from the postorder index of the header block, since it is known that all descendants have lower postorder numbers. However, if we compute the minimum postorder num…
-
This concerns SPARC and its `vis` AKA [Visual Instruction Set][vis-wiki]. Quoting from @taiki-e
> AFAIK it's at least 64-bit.
> - [GCC's SPARC VIS builtins provides `vector_size (8)` (64-bit) and `v…