-
`oddr` in `Clash.Xilinx.DDR` shares the Haskell simulation model with `ddrOut` in `Clash.Explicit.DDR`. However, they react differently to the `Enable` signal, making the model wrong for Xilinx's `odd…
-
┌──(blesqasm㉿kali)-[~/utils/Triton/build]
└─$ cmake -DLLVM_INTERFACE=ON -DCMAKE_PREFIX_PATH=$(llvm-config --prefix) -DBITWUZLA_INTERFACE=ON -DBITWUZLA_INCLUDE_DIR=/usr/local/include/bitwuzla .. …
-
Is it possible to subset a cube according to a BitVector index along a specific dimension?
-
Assume we have this action:
```
(:action do_grind
:parameters (?part_x - part ?do_grind_oldsurface - surface)
:precondition
(and
(surface_condition ?part_x ?do_grind_oldsurface)
…
-
We can wrap `clash-cores`'s UART as a `Df`-to-`CSignal` circuit:
```
-- From git@github.com:bittide/bittide-hardware.git
uart
:: (HiddenClockResetEnable dom, ValidBaud dom baud)
=> SNat…
-
There are at least two things broken with the `arrays` example in `heapster-saw/examples`.
- [ ] The letRec'd functions in all the generated specs for this example contain lots of unnecessary and unu…
m-yac updated
4 weeks ago
-
I would like to add Bitvector support to LH so that we can use bitwise operations in LH type signatures.
I made a feeble first attempt using `BV` from the `Data.BitVector` module in the `bv` librar…
-
Обновить свою ветку по main.
Создать файл source/index_set_bitvector.cpp.
В нём определить класс ogxx::Index_set_bitvector: public ogxx::Index_set, public ogxx::Indexed_iterable\.
Реализовать интер…
-
The following reproducer
```haskell
{-# LANGUAGE AllowAmbiguousTypes #-}
{-# OPTIONS_GHC -fconstraint-solver-iterations=20 #-}
module Top where
import Clash.Prelude
import Data.Proxy
impo…
-
if I do Bits16 = BitVector[16]
I can't do Bits16.random() to get a random number. I seem to need to call BitVector.random(16).
Am I missing something? I am contantly generating number numbers f…