-
### Description
There seems to be two naming conventions when defining macros for STM32 boards:
1. Identifiers typically omit chip type, and start with `STM32_`
- An example would be the STM3…
-
I've been working on adding some of the new peripherals to target the new STM32L5 line that has come out recently, with some success. Given this isn't ready for a pull request, I wanted to create an i…
-
I think a modification at some eons damaged few SPI drivers, there are references to CONFIG_SPI_DMAPRIO but without any definition of it.
I didn't investigate further, but probably some boards coul…
-
I am looking to port at least STM32L5. But I am seeing some challenges with regards to the secure boot and secure app. The closest thing I see is the NRF9160DK port which uses a secure boot which is a…
-
#### Description
Flash in STM32L5 and STM32WB, which works in 64bit words with 8bit ECC, can produce NMIs when reading faulty flash -- in particular I expect (**sic!**; didn't verify) that power lo…
-
### Is your feature request related to a problem? Please describe.
No
### Are you looking for hardware support?
No
### Describe the feature you want
Allow to restart the motherboard to …
-
This gives an overview of STM32 MCUs for which RIOT has at least basic support.
As ST releases new Chips we are not always up to date with the changes needed to support them, but they typically shar…
-
Hello,
STM32 is an HID Device, Host - Win PC.
Data are transferred correctly when the host sets **GET_REPORT** or **SET_REPORT**. Callbacks are called and data are correct on both sides of the USB …
-
It seems that the GPIO peripheral is largely the same for all but the STM32F1 family. Still, macros that seem to refer to the exact same thing are named inconsistently, e.g.:
- `GPIO_OSPEEDER_OSPEE…
-
Hello, I am STM32L5 microcontroller, 16MBytes Flash in QuadSPI mode and im using lfs im getting the error, but i think its due to incorrect device configuration or not enough frequency to run the mem…