Few devices might require more than 100ms to complete the FLR.
Hence modified to below logic Check if FLR PCIe capability is set If so, initiate FLR and Wait 100 ms Read back the VID register from config space If value is 0xFF, delay for 1 ms, then read again Keep polling until a maximum timeout of 5 secs