Closed xypron closed 4 years ago
Discussed at 2020.08.31 meeting.
Atish: There is no booting spec for risc-v. Would like to add text in the multiprocessor section; and can change it to a reference to an external document at a later date.
Grant: am happy to have risc-v requirements added to document.
Waiting on patches!
I'm inclined to close this issue as I cannot think of a good reason to keep it open. The lack of RISC-V requirements isn't a defect of the document, but rather RISC-V details simply haven't been submitted yet. It isn't something that needs to be tracked with an issue.
The EBBR is applicable independent of architecture but architectural requirements have only been described for ARM. Here is a list of ideas:
Cc. @avpatel, @lbmeng