I've noticed during simulation, that I was unable to use the read port of RAM32_1RW1R. After some digging, I've found that the port has been left dangling. This PR adds a RAM16_1RW1R model and fixes RAM32_1RW1R. I've tested both models in Questa and they seem to work.
As I am not entirely aware what the additional files in the model directory do (e.g. config.yml), I hope that this change is beneficial to you :)
Hi,
I've noticed during simulation, that I was unable to use the read port of RAM32_1RW1R. After some digging, I've found that the port has been left dangling. This PR adds a RAM16_1RW1R model and fixes RAM32_1RW1R. I've tested both models in Questa and they seem to work.
As I am not entirely aware what the additional files in the model directory do (e.g. config.yml), I hope that this change is beneficial to you :)