Open Ax2Electronics opened 2 months ago
The required max inrush current is set to 5A and the calculated gate capacitor is CdVdT = 6uF
POWER DISSIPATION:
System VCC:
12V supply:
24V supply:
Dissipation is not critical but on 24V rail, additional not populated FET will be placed parallel to Q2