add verilog outpu

[santolucito]

Generate verilog output