Bearzeng / h.265_encoder

77 stars 38 forks source link

FPGA unit #1

Open PaulaGonzales10 opened 4 years ago

PaulaGonzales10 commented 4 years ago

Hi! What FPGA unit did you use to run and test the Verilog codes? Because this design contains 1767 I/O ports.

ZiyangYE commented 4 years ago

It's an IP core, you gotta wrap it to run.