search

BrunoLevy / learn-fpga

Learning FPGA, yosys, nextpnr, and RISC-V
BSD 3-Clause "New" or "Revised" License
2.58k stars 246 forks source link

UART restart #27

Open BrunoLevy opened 3 years ago

BrunoLevy commented 3 years ago

When unplugging and replugging a design with a UART, the UART no longer sends data to the virtual terminal.

Mecrisp commented 3 years ago

I think this is because the DTR line is used for Reset, and it returns to default when re-inserting the Icestick.