ChillyTheDev / Capstone

MIT License
0 stars 0 forks source link

#5: FFT Pipeline Implementation #41

Closed ChillyTheDev closed 4 years ago

ChillyTheDev commented 4 years ago

Created a simple 3 stage pipeline with a custom RAM module which can be read and written to at the same time with 2 read ports and 2 write ports for efficient butterfly sum calculation.