ChipFlow / mpw4

SoC and build scripts for MPW4
BSD 2-Clause "Simplified" License
4 stars 1 forks source link

[WIP] Adding PnR test and 'small' config for faster testing #2

Closed gatecat closed 2 years ago

gatecat commented 2 years ago

This requires https://gitlab.lip6.fr/vlsi-eda/coriolis/-/merge_requests/13 on the coriolis side.

Issues:

FatsieFS commented 2 years ago

Maybe I should change something on the computation of the routing gauges or so. I compute them out of the design rules. Checked my history and I don't see anything recently in these computations though.

FatsieFS commented 2 years ago

After further investigation it is seen that the li (e.g. first metal layer) is not marked anymore as CRL.RoutingLayerGauge.PinOnly but but as CRL.RoutingLayerGauge.Default. Need to check how that comes.

FatsieFS commented 2 years ago

Fixes should be available in #3 Not fully tested as I have broken setup ATM.

gatecat commented 2 years ago

Merged; not yet DRC clean but basic PnR now working.