search

Digilent / vivado-library

MIT License
566 stars 311 forks source link

Updated the comments describing the ADC interface timing constraints.… #74

Closed lianjwen-li closed 1 year ago

lianjwen-li commented 1 year ago

… Added a note regarding migration to Ultrascale+. Fixed critical warnings thrown by "set_clock_groups" not being able to set clock group with only one non-empty group remaining.