DoBonora / SyReC-Compiler

A SyReC Compiler developed as a Bachelor Thesis for the Institute for Integrated Circuits of the Johannes Kepler University
0 stars 1 forks source link

Sources for used algorithms in CodeGeneration #1

Open TooMuchDakka opened 2 months ago

TooMuchDakka commented 2 months ago

Hi, first of all thank you for providing a valuable tool that can be used in combination with other projects to prove the equivalence of SyReC programs. From the implemented functionality overview table on your projects front-page, one can see that only some of the functionality proposed by the SyReC grammar is implemented.

Since i am trying to determine if a re-implementation/extension of your project in another program language would be possible and to give credit were credit is due, i wanted to ask whether the algorithms used in your 'Code Generation' step are based on existing algorithms from literature or if they are custom ones. If the former is the case, would it be possible for you to provide the sources that are the basis of your algorithms?

DoBonora commented 2 months ago

Sorry for the late response. I am happy to hear you are using my project as a basis for your project. The basis for my thesis was the paper "SyReC: A hardware description language for the specification and synthesis of reversible circuits" which describes approaches such as the line aware synthesis or how conditional statements are generated. A generic way to synthesis some expression is not given there though, like for the += expression, so I generalized from the examples given, or implemented the algorithms on my own for the ones not mentioned in the paper. Thats the short answer I can give you, seeing how my bachelor thesis was now 3 years ago but if you need more information feel free to message me again.