DreamIP / haddoc2

Caffe to VHDL
https://dream.ispr-ip.fr/
BSD 2-Clause "Simplified" License
66 stars 28 forks source link

neighborhood model has bug #2

Closed sunxindx3906 closed 6 years ago

sunxindx3906 commented 6 years ago

The signals of out_data 、out_dv and out_fv are not match in image 30x30 kernel3x3,in modelsim simulation

KamelAbdelouahab commented 6 years ago

Just checked, output feature maps have a correct resolution of 30 x 30 . Just pay attention on how the out_dv signal goes low after 30 rising edges.