Closed nealcrook closed 3 years ago
This is a warning I've found over and over in simulation. This fix is good.
Thank you, guys ! Did commit that.
Am So., 11. Apr. 2021 um 14:45 Uhr schrieb Jose Tejada < @.***>:
This is a warning I've found over and over in simulation. This fix is good.
— You are receiving this because you are subscribed to this thread. Reply to this email directly, view it on GitHub https://github.com/EisernSchild/t80/issues/2#issuecomment-817302037, or unsubscribe https://github.com/notifications/unsubscribe-auth/AADVNRDNUPQCQ4Z4ZZONTRTTIGKVXANCNFSM42XMK6TQ .
Cool. Thanks.
Hi, I found your repository after (re)discovering a bug in the INI instruction in the opencores version of the T80 core.
Thank you for your work in maintaining this updated version, and thank you for sharing it on github.
When I try to run an RTL simulation using ModelSim I found a compilation error due to a width mismatch. The problem is with the x"7" which is considered to be 4-bits wide. Here is my (trivial) fix:
regards, Neal.