Design `mem_ss` to work with SDRAM controller and D_CACHE

[roman012285]

• Add fifo's to read and write with granularity of cache line at 128bit
• Test the system on FPGA