search

FPGAwars / apio

:seedling: Open source ecosystem for open FPGA boards
https://github.com/FPGAwars/apio/wiki
GNU General Public License v2.0
791 stars 133 forks source link

VHDL design entry via GHDL Yosys plugin #233

Open PPlinux opened 3 years ago

PPlinux commented 3 years ago

Dear,

is there already support for VHDL design entry via GHDL Yosys plugin ?

Hoping to receive a positive reaction, I remain,

Greetings,

Patrick Pelgrims

Obijuan commented 3 years ago

Not yet. It is on the roadmap, but we still have not started it