Familiarize ourselves with the differences between Verilog and VHDL

[GustawKubala]

It pretty much boils down to distilling our last year's project into building blocks (i. e. FIFO, PISO) and looking them up in the VHDL documentation