Closed wesch closed 5 months ago
Zu 0: Done. It is now decimal.
Zu 1: This is a OpMode 1, SubOpMode 0 Instruction. To show that mode, I have added to the dissembler the „0,“ part to indicate that one of the parameter ( the A value ) is a zero value.
Am 29.03.2024 um 18:00 schrieb WolfgangE @.***>:
Mode Instruktion Instruction Result disassembler
0 ADD R15,2 dis 0x43C00004 ADD r15,0x2 please show in dec 1 1reg ADD R15,R4 dis 0x43C20004 ADD r15,0,r4 error
all other modes are ok for ADD
Header of Simulator should show the version and branch
VCPU-32 Simulator, Version: B.00.02
— Reply to this email directly, view it on GitHub https://github.com/HFF-Git/VCPU-32/issues/6, or unsubscribe https://github.com/notifications/unsubscribe-auth/AP7SZJFLBXWJD2DMGK2SG6TY2WFZNAVCNFSM6AAAAABFOVPDUWVHI2DSMVQWIX3LMV43ASLTON2WKOZSGIYTKNZQGA2DCOI. You are receiving this because you are subscribed to this thread.
soll ADD R15,2 dis 0x43C00004 ist ADD r15,0x2 please show in dec
soll ADD R15,R4 dis 0x43C20004 ist ADD r15,0,r4 error
all other modes are ok for ADD
Header of Simulator should show the version and branch
VCPU-32 Simulator, Version: B.00.02