HoneyGol-Microsystems / vesp-alpha

RISC-V based student processor for embedded applications.
GNU General Public License v3.0
3 stars 0 forks source link

Replace SPLIT_MEMORY macro with generate if #128

Closed andreondra closed 6 months ago

andreondra commented 9 months ago

Reference: https://www.chipverify.com/verilog/verilog-generate-block