HoneyGol-Microsystems / vesp-alpha

RISC-V based student processor for embedded applications.
GNU General Public License v3.0
3 stars 0 forks source link

Rewrite delay loop to assembly #131

Open andreondra opened 11 months ago

andreondra commented 11 months ago

This will allow us to have total control over the count of instructions, so we'll be able to calculate the delay precisely.